

**CHE323/384 Chemical Processes for Micro- and Nanofabrication**  
**Chris Mack, University of Texas at Austin**

Homework #8 Solutions

1. Consider an interconnect that exhibits both intralevel and interlevel capacitance using the simple models described in the lectures. Calculate the percentage increase in the interconnect RC delay if the metal and oxide thicknesses remain constant while the metal line and space widths are reduced. Assume that the linewidth and spacewidth are decreased from 0.18 to 0.13  $\mu\text{m}$  and the metal and oxide thicknesses are constant at 0.2  $\mu\text{m}$ . Also assume that the interconnect length  $L$  remains constant.

$$\tau = RC = \rho_m \epsilon_{ox} \frac{L^2}{t_m t_{ox}} + \rho_m \epsilon_{ox} \frac{L^2}{w_l w_s} = \rho_m \epsilon_{ox} L^2 \left( \frac{1}{t_m t_{ox}} + \frac{1}{w_l w_s} \right)$$

For the larger feature sizes,  $\tau = \rho_m \epsilon_{ox} L^2 \left( \frac{1}{0.2 \cdot 0.2} + \frac{1}{0.18 \cdot 0.18} \right)$ .

For the smaller feature sizes,  $\tau = \rho_m \epsilon_{ox} L^2 \left( \frac{1}{0.2 \cdot 0.2} + \frac{1}{0.13 \cdot 0.13} \right)$

The ratio of these two interconnect delays is  $84.17/55.86 = 1.51$ . Thus, the smaller features produce an interconnect delay that is about 50% larger than the bigger features.


2. Consider the intralevel interconnect delay. Assuming a constant pitch (pitch = linewidth + spacewidth) for the metal lines, what ratio of linewidth to spacewidth will minimize the RC time constant?

Let  $p = w_s + w_l$  so that we can replace the spacewidth with  $w_s = p - w_l$ . The equation for the RC time constant becomes

$$\tau = \rho_m \epsilon_{ox} \frac{L^2}{w_l (p - w_l)}$$

To minimize this delay time, take the derivative with respect to the metal linewidth and set it equal to zero. Leaving the algebra to the student, we arrive at the result that a minimum delay time occurs when  $w_l = w_s = p/2$ . Thus, equal lines and spaces produces a minimum delay time.

3. (a) Identify all violations of the Western Electric rules, explaining which rule has been violated in each case.



(b) For the data in part (a), the mean is 106 nm and the standard deviation is 3 nm. If the target CD is 105 nm and the specification limits are  $\pm 10\%$ , what is the Cpk of this process? Is this Cpk bad, marginal, good, or great?

$$k = \frac{2|Target - mea|}{USL - L} = \frac{2|105 - 106|}{21} = 0.0952$$

$$C_p = \frac{USL - LSL}{6\sigma} = \frac{21}{18} = 1.17$$

$$C_{pk} = (1 - k)C_p = (1 - 0.0952)1.17 = 1.06$$

This  $C_{pk}$  is marginal (above 1, but not close to 1.5, which we call good).

- An IC manufacturing plant produces 5000 wafers per week. Assume that each wafer contains 140 die, each of which can be sold for \$30 if it works. The yield on these chips is currently running at 70%. If the yield can be increased, the incremental income is almost pure profit. How much would the yield have to be increased to produce an annual profit increase of \$100,000,000?

Consider the profit increase per wafer:  $\$100,000,000/52/5000 = \$384/\text{wafer}$ . Since die sell for \$30/die, this extra profit per wafer corresponds to  $(\$384/\text{wafer})/(\$30/\text{die}) = 12.82 \text{ die/wafer}$ . Thus, we need an extra 12.82 die per wafer. Since there are 140 die per wafer, this means the yield must increase by 9.2%, so that the yield must rise from 70% to 79.2%.